AMD has updated server makers that it is planning to bring forward the launch of 45nm server processors (Shanghai) from the original schedule of January 2009 to mid-October. Nine CPUs with core frequencies between 2.3-2.7GHz will be offerer ed initially, according to sources at server makers.The nine Shanghai processors will include five 2-way and four 8-way models. All will support the company's socket F (1207), and include an on-die DDR2 memory controller and 6MB L2 cache.
View: The full story @ DigiTimes
but they are creating for them self a unnecessary bottleneck by doing it HTT 1.0 wiared
Cache takes alot of real estate. Look at a die photo and you'll find that half or more of the chip is cache. If that were increased to 32MB, the die size would be enormous. All those transistors mean lower yield (chance of defects in any one chip is higher), and thus higher price.
in terms of performance gains, its like having a PC with 64GB RAM as opposed to 8GB RAM. Unless you do some heavy weight processing, you wont see any effect from it.
Commenting has either been disabled on this article or you are not logged in. Click here to login or register, its free!
Note: Anonymous commenting is disabled in order to keep the quality of responses to a high standard.