CPU cache MOD ?


Recommended Posts

IS there away to Add more Cache to an CPU ?

like take two of the same cpu's like two 766mhz celeron's and take the cache off of one and add to the other ? .. Or add even more like make it have 1 or 2 megs of cache ? can this be done & if u seen a website do this .. PLEASE post a link i wanna see this.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/
Share on other sites

DUDE .. its' the L2 cache it's under the CPU on celerons.. that's how they make celerons .. there the same as a pentium 3.. but with half the cache !

584771092[/snapback]

the stuff you think are cache are actually capacitors, not cache, cache in the celeron processor had always been embedded into the core logic.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771135
Share on other sites

No, those are capacitors or something else. Besides, isn't a 766MHz Celeron one of the FCPGA type CPU's with the core exposed like the Athlon Tbirds and XP's? If so, the cache IS embedded in the core and no way to remove it. I remember when AMD put 512KB cache onto the Athlon XP's, the core itself got bigger.

celeron.jpg

That's what your Celeron looks like no doubt, since it would be P3 Coppermine based and not off the P2 cores like the 500Mhz and slower Celerons (maybe 550 as well?) But yours has the core exposed like that, and the cache is in that core, NOT anywhere else on the CPU.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771159
Share on other sites

These two types are, of course, Level 1 and Level 2 cache. Cache acts as a middle man between your processor and your main memory subsystem, instead of wasting time going directly to the memory for a data request, your CPU can request data directly from its Level 1 (L1) cache which is located on the processor itself or from the system's Level 2 (L2) cache which can be located anywhere from the processor itself to the motherboard depending on your CPU.. I will post a pic of my celeron 766mhz cpu .. UNDER the green board in that pic u posted.. is the L2 Cache lol I promise .....Otherwise how would Intel be able to remove it ..take the pentium to a celeron .. they remove Half the cache. from 256K .. to 128 K

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771185
Share on other sites

How about I go find a core shot of the coppermine CPU's then? I am sure there is one that points out exactly where the L2 is. And how does intel cut the cache? Well it could be hardware disabled, or it could be a very similar core, just the cache is cut in half physically and they are manufactured almost the same with the exception of that, still keeping costs down.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771197
Share on other sites

Well, since you seem to know it all (the cache IS located on-die starting with the P3 and ALL Celerons, I am currently studying computer engineering, so I hope that I would know). Yes, you just need to solder a few more capacitors on the bottom of your cpu, then you'll have 4 gigs of L2 cache.

These two types are, of course, Level 1 and Level 2 cache.  Cache acts as a middle man between your processor and your main memory subsystem, instead of wasting time going directly to the memory for a data request, your CPU can request data directly from its Level 1 (L1) cache which is located on the processor itself or from the system's Level 2 (L2) cache which can be located anywhere from the processor itself to the motherboard depending on your CPU.. I will post a pic of my celeron 766mhz cpu .. UNDER the green board in that pic u posted.. is the L2 Cache lol I promise .....Otherwise how would Intel be able to remove it ..take the pentium to a celeron .. they remove Half the cache. from 256K .. to 128 K

584771185[/snapback]

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771227
Share on other sites

HERE we go, this will stop this non-sense right now...

The part that all other 0.18-micron Intel CPUs have been derived from is the Pentium III based on the Coppermine core with 256KB of on-die L2 cache operating at clock speed.
Yeah, it says ON-DIE L2 cache, which means its on that little black rectangle. :)
The new Celeron processors are based on a variant of the Coppermine Pentium III core.  Internally, they are based on a core known as the Coppermine128, which refers to the 128KB of on-die L2 cache they are outfitted with versus the 256KB that is on the regular Coppermine Pentium III core.

Overclocking the FC-PGA Celeron - AnandTech

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771228
Share on other sites

These two types are, of course, Level 1 and Level 2 cache.  Cache acts as a middle man between your processor and your main memory subsystem, instead of wasting time going directly to the memory for a data request, your CPU can request data directly from its Level 1 (L1) cache which is located on the processor itself or from the system's Level 2 (L2) cache which can be located anywhere from the processor itself to the motherboard depending on your CPU.. I will post a pic of my celeron 766mhz cpu .. UNDER the green board in that pic u posted.. is the L2 Cache lol I promise .....Otherwise how would Intel be able to remove it ..take the pentium to a celeron .. they remove Half the cache. from 256K .. to 128 K

584771185[/snapback]

again, those are capacitors, elements that basically storage voltage (think of it as a temp. battery)

intel disabled the 128kb of cache on your celeron, and there is no way to enable it back period.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771248
Share on other sites

OK here are 3 pics of my Celeron 766mhz cpu Socket 370

SO what are the little things under the Chip. .and what are they for ? and WHy are there sum missing :o) ?

584771256[/snapback]

god damn it, they are not missing, it's just that this is the setting for the celeron (possibily same for the PIII coppermines too) but changing those caps won't help you to enable your phantom cache at all.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771267
Share on other sites

They are probably just capacitors and who know swhy they are missing, could not be needed in the Celeron design model, but those are NOT cache chips, as stated, the cache is on that black rectangle that sits ontop of the CPU. Further reading into that Anadtech article reveals that the Coppermine Celerons are not P3 rejects and do not have the cache disabled, the extra cache is just not there and there is NO way to put it there. Read the anadtech article, it goes into the cache about the Coppermine Celerons, and how it is slower and what not, but yeah, you are stuck with 128KB of cache, starting with the Coppermine cores for Intel, the L2 cache was moved onto the die, and still is there today in the P4's, Pentium M's, Xeons, and Celerons. Now the Xeons might have external L3 on the CPU board somewhere, but not sure.

Right from the article about the l2 cache:

For starters, something must be made very clear about the Coppermine128.  When Intel produces a Coppermine128-based Celeron, they don?t simply take a regular Coppermine Pentium III and disable half of the cache, and the Coppermine128 isn?t made up from the Coppermine Pentium III rejects.  This we have confirmed from reliable sources inside Intel, and we?ve known this ever since the release of the Celeron.
Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771268
Share on other sites

They are probably just capacitors and who know swhy they are missing, could not be needed in the Celeron design model, but those are NOT cache chips, as stated, the cache is on that black rectangle that sits ontop of the CPU.  Further reading into that Anadtech article reveals that the Coppermine Celerons are not P3 rejects and do not have the cache disabled, the extra cache is just not there and there is NO way to put it there.  Read the anadtech article, it goes into the cache about the Coppermine Celerons, and how it is slower and what not, but yeah, you are stuck with 128KB of cache, starting with the Coppermine cores for Intel, the L2 cache was moved onto the die, and still is there today in the P4's, Pentium M's, Xeons, and Celerons.  Now the Xeons might have external L3 on the CPU board somewhere, but not sure.

Right from the article about the l2 cache:

584771268[/snapback]

on the Xeons, the L3 cache is on die too, not exactly why they just don't increase the L2 cache instead, I might find out why after taking my VLSI course in a year or so though.

Link to comment
https://www.neowin.net/forum/topic/233147-cpu-cache-mod/#findComment-584771283
Share on other sites

This topic is now closed to further replies.
  • Recently Browsing   0 members

    • No registered users viewing this page.
  • Posts

    • Could you come up with a slightly less depressing background for Tux instead of that gray gradient? Doesn't have to be cheerful, just less of a downer...
    • Linux 7.2's first release candidate gets off to a good start by Paul Hill Credit: Larry Ewing It has been a few weeks since the release of Linux 7.1, and in that time, the Linux 7.2 merge window has been open, where developers can submit their features and patches ready for the upcoming release. That window is now shut, and the release candidate phase has begun so that new features can be tested and further fixes applied. According to the founder of Linux, Linus Torvalds, this week’s release candidate looks “reasonably normal”. Although we are super early in the release candidates, this is a good sign as it makes it more likely that an eighth release candidate will not be needed. Torvalds even mentioned that the update’s stats are only larger than they really are because there was another AMD header drop with a third of the patch just being AMD GPU register definitions, which aren’t big changes but make the code contributed look larger overall. In addition to this, he noted that just over half the patch is drivers, even when excluding the AMD register dump. The rest of the changes are spread out over architecture updates, tooling, documentation, and core kernel updates. In the next week, Torvalds says that he will be chilling out, taking the week “mostly off”. Despite this, he will be reading emails and keeping up with things, so if he is slow responding, now you know why. He said he is hoping for a calm week, but we will just have to see if the second release candidate is actually like that. We should expect seven or eight release candidates before Linux 7.2 is released, so expect it around the end of August. If you missed it a few weeks ago, be sure to check out our coverage of Linux 7.1's release.
    • Ridiculous claim that the labor cost difference of $6000 annually would increase cost per phone by $200. The employees produce 3 phones per month or what?
    • Sparkle 2.20.1 by Razvan Serea Sparkle is a free, open-source Windows optimization tool designed to make your PC faster, cleaner, and more private. With Sparkle, you can easily debloat Windows by removing unnecessary apps and services, disable Microsoft tracking to enhance privacy, and apply performance tweaks to boost speed. Its cleaner removes junk and temporary files, while every change is safe and fully reversible. Sparkle also features a modern, user-friendly interface with automatic updates, making system maintenance simple. Explore over 39 tweaks, from disabling telemetry and hibernation to optimizing network and game settings, all aimed at customizing and enhancing your Windows experience. Sparkle supports Windows 10 and 11. Sparkle 2.20.1 changelog: You can now change the Animation Direction from Up, Left, or Off. Added configurable animation direction (Up, Left, Off) for improved accessibility Added TTL caching to the system info backend Refactored tweak application flow to await NvidiaProfileInspector Improved IPC listener cleanup to correctly remove specific listeners Fixed online status not updating after successful network requests Updated system info tests to support backend caching Removed electron-toolkit utils dependency in favor of internal is.dev helper Fixed unwanted files and folders being included in application bundles Download: Sparkle 2.20.1 | Portable | ~100.0 MB (Open Source) Links: Sparkle Website | Github | Screenshot Get alerted to all of our Software updates on Twitter at @NeowinSoftware
    • Never used the G7 Pro, but I've never had a good experience with that style of d-pad and fighting games.
  • Recent Achievements

    • One Month Later
      JKR earned a badge
      One Month Later
    • Dedicated
      Asgardi earned a badge
      Dedicated
    • Conversation Starter
      jessse3334 earned a badge
      Conversation Starter
    • Reacting Well
      JuvenileDelinquent earned a badge
      Reacting Well
    • One Month Later
      Excellence2025 earned a badge
      One Month Later
  • Popular Contributors

    1. 1
      +primortal
      496
    2. 2
      +Edouard
      247
    3. 3
      PsYcHoKiLLa
      154
    4. 4
      Steven P.
      86
    5. 5
      macoman
      65
  • Tell a friend

    Love Neowin? Tell a friend!